8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89870 Series

MB89875/P875/PV870


DESCRIPTION

The MB89870 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, an LCD controller/ driver, and a watch prescaler.

FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory space: 64 Kbytes
- Minimum execution time: 0.4 $\mu\text{s}/10$ MHz
- Interrupt processing time: 3.6 μs/10 MHz
- I/O ports: max. 45 channels
- 21-bit timebase timer
- 8-bit PWM timer: 1 channel, 1 output channel
- 8/16-bit timer/counter: 2 channels (16 bits × 1 channel)
- 8-bit serial I/O: 1 channel
- 10-bit A/D converter: 8 channels
- OP amp: 4 channels
- External interrupt (wake-up function): 8 channels

(Continued)



(Continued)

- Watch prescaler (15 bits)
- LCD controller/driver: 16 to 24 segments × 2 to 4 commons
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, and stop mode)
- LQFP-80 (0.50-mm pitch) and QFP-80 (0.80-mm pitch) package

■ PRODUCT LINEUP

Part number	MB89875	MB89P875	MB89PV870			
Parameter						
Classification	Mass production product (mask ROM product)	One-time PROM product	Piggyback/evaluation product (for development)			
ROM size	16 K \times 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM)	32 K \times 8 bits (external ROM)			
RAM size	512 ×	8 bits	1 K × 8 bits			
LCD display RAM		12×8 bits				
CPU functions	Number of instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time Interrupt processing tim	136 8 bits 1 to 3 bytes 1, 8, 16 bits e: 0.4 μs/10 MHz to 6.4 μs/10 e: 3.6 μs/10 MHz to 57.6 μs/10				
Ports	General-purpose I/O ports (CM	General-purpose I/O ports (CMOS): 45 (42 ports also serve as peripherals and 8 ports are also an N-ch open-drain type.)				
8-bit PWM timer		8-bit interval timer operation (square output capable, operating clock cycle: 0.4 μ s to 3.3 ms) × 1 channel 7/8-bit resolution PWM operation (conversion cycle: 51.2 μ s to 839 ms) × 1 channel				
Timers	8-bit timer operation (operating clock cycle) \times 2 channels 16-bit timer operation (operating clock cycle) \times 1 channel					
8-bit Serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)					
LCD controller	24 segments × 4 commons					
10-bit A/D converter	10-bit resolution \times 8 channels A/D conversion mode (conversion time: 13.2 µs) Sense mode (conversion time: 7.2 µs)					
OP amps	4 channels The output can be used for A/D converter input.					

(Continued)

(Continued)

Part number Parameter	MB89875	MB89P875	MB89PV870		
External interrupt	8 independent channels (edge selection, interrupt vector, and source flag) Rising edge/falling edge selectable (4 channels) Rising edge/falling edge/both edges selectable (4 channels) Used also for wake-up from stop/sleep mode (Edge detection is also permitted in stop mode.)				
Low-power Consumption (Standby mode)	Subclock mode, sleep mode, watch mode, and stop mode				
Process	CMOS				
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V				
EPROM for use	MBM27C256A-20T				

*: Varies with conditions such as the operating frequency. (See section "
Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89875 MB89P875	MB89PV870
FPT-80P-M05	0	×
FPT-80P-M06	0	×
MQP-80C-P01	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "
Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89PV870, the program area starts from address 8006H but on the MB89P875 and MB89875 starts from 8000H.

(On the MB89P875, addresses BFF0_H to BFF6_H comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV870 and MB89875, addresses 8000_H to 8006_H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P875.)

2. Current Consumption

- In the case of the MB89PV870, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
 However, the current consumption in sleep/stop modes is the same. (For more information, see sections
 "■ Electrical Characteristics" and "■ Example Characteristics.")


3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product.


Before using options check section "
Mask Options."

Take particular care on the following points:

- A pull-up resistor cannot be selectable for P30 to P37 if they are used as the analog input pin for an A/D converter.
- A pull-up resistor cannot be selectable for P10 to P17, and P34 to P37 if an OP amp is used.
- A pull-up resistor is not selectable for P40 to P47 and P23, P24 if they are used as LCD pins.
- Options are fixed on the MB89PV870.







N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin no.			o : .,	
LQFP ^{*1}	QFP ^{*2} MQFP ^{*3}	Pin name	Circuit type	Function
15	17	X1	А	Main clock crystal oscillator pins (max. 10 MHz)
16	18	X0		
44	46	X0A	В	Subclock crystal oscillator pins (32.768 kHz)
45	47	X1A		
17	19	MOD1	С	Operating mode selection pins
18	20	MOD0		Connect to Vss (GND) when using.
19	21	RST	J	Reset I/O pin "L" is output from this pin by an internal source. The internal circuit is initialized by the input of "L".
20 to 27	22 to 29	P00/INT0 to P07/INT7	D	General-purpose I/O ports Also serve as an external interrupt input (wake-up function). External interrupt input is hysteresis input.
28, 29, 30, 31, 32, 33, 34, 35	30, 31, 32, 33, 34, 35, 36, 37	P10/IN0-, P11/IN0+, P12/IN1-, P13/IN1+, P14/IN2-, P15/IN2+, P16/IN3-, P17/IN3+	E	General-purpose I/O ports Also serve as the input for the OP amp
46 to 48	48 to 50	P20 to P22	F	General-purpose I/O ports
6 to 9	8 to 11	P30/AN0 to P33/AN3	E	General-purpose I/O ports Also serve as the input for the A/D converter.
10 to 14	12 to 16	P34/AN4/OUT0 to P37/AN7/OUT3	G	General-purpose I/O ports Also serve as the A/D converter input and the output for the OP amp.
75 to 80, 1,2	77 to 80, 1 to 4	P40/SEG16 to P47/SEG23	Н	General-purpose I/O ports Also serve as an LCD controller/driver segment output.
36	38	P50/PWM	F	General-purpose I/O port The output type can be switched between N-ch open-drain and CMOS. Also serves as an 8-bit PWM timer.
37, 38, 39	39, 40, 41	P51/TO2, P52/TO1, P53/EC	F	General-purpose I/O ports The output type can be switched between N-ch open-drain and CMOS. Also serves as an 8/16-bit timer/counter.

*1: FPT-80P-M05

*2: FPT-80P-M06

*3: MQP-80C-P01

(Continued)

(Continued)

Pin no.		0:		
LQFP*1	QFP ^{*2} MQFP ^{*3}	Pin name	Circuit type	Function
40	42	P54/BUZ	F	General-purpose I/O port The output type can be switched between N-ch open-drain and CMOS. Also serves as a buzzer output.
41, 42, 43	43, 44, 45	P55/SI, P56/SO, P57/SCK	F	General-purpose I/O ports The output type can be switched between N-ch open-drain and CMOS. Also serve as an 8-bit serial I/O.
59 to 74	61 to 76	SEG15 to SEG0	I	LCD controller/driver segment output pins
58, 57	60, 59	COM0, COM1	I	LCD controller/driver common output pins
56, 55	58, 57	COM2/P24, COM3/P23	Н	LCD controller/driver common output pins These pins can be used as general-purpose I/O ports when they are not used as common output pins.
50 to 54	52 to 56	V3 to V0		LCD driving power supply pins
5	7	AVcc		A/D converter and OP amp power supply pin
4	6	AVR	—	A/D converter reference voltage input pin
3	5	AVss	_	A/D converter and OP amp power supply (GND) pin
53	55	Vcc	_	Power supply pin
13, 49	15, 51	Vss	-	Power supply (GND) pins

*1: FPT-80P-M05


*2: FPT-80P-M06

*3: MQP-80C-P01

Pin no.	Pin name	I/O	Function
82	Vpp	0	"H" level output pin
83 84 85 86 87 88 89 90 91	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
93 94 95	01 02 03	I	Data input pins
96	Vss	0	Power supply (GND) pin
98 99 100 101 102	04 05 06 07 08	I	Data input pins
103	CE	0	ROM chip enable pin Outputs "H" during standby.
104	A10	0	Address output pin
105	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
107 108 109	A11 A9 A8	0	Address output pins
110	A13	0	
111	A14	0	
112	Vcc	0	EPROM power supply pin
81 92 97 106	N.C.	_	Internally connected pins Be sure to leave them open.


• External EPROM pins (MB89PV870 only)

■ I/O CIRCUIT TYPE



(Continued)





■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P875


The MB89P875 is an OTPROM version of the MB89870 series.

1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM


In EPROM mode, the MB89P875 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter. When the operating ROM area for a single chip is 16 Kbytes (C000_H to FFFF_H) the PROM can be programmed as follows:

• Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000^H to 7FFF^H (note that addresses C000^H to FFFF^H while operating as a single chip assign to 4000^H to 7FFF^H in EPROM mode). Load option data into addresses 3FF0^H to 3FF6^H of the EPROM programmer. (For information about each corresponding option, see "7. Setting OTPROM Options.")
- (3) Program to $3FF0_{H}$ to $7FFF_{H}$ with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

			Recommended programmer manufacturer and programmer name		
Part No.	Package	Compatible socket adapter Sun Hayato Co., Ltd.	Minato Electronics Inc.	Advantest Corp.	
			1890A	R4945A	
MB89P875PFV	LQFP-80	ROM-80SQF-28DP-8L	Recommended	Recommended	
MB89P875PF	QFP-80	ROM-80QF-28DP-8L3	Recommended	Recommended	

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106 Minato Electronics Inc.: TEL: USA (1)-916-348-6066 JAPAN (81)-45-591-5611 Advantest Corp.: TEL: Except JAPAN (81)-3-3930-4111

7. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

OTPROM option bit map

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0⊦	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Oscillation sta 00: 2 ¹⁸ /Fсн 01: 2 ¹⁷ /Fсн	abilization time 10: 2 ¹³ /Fсн 11: 0
3FF1н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
3FF2н	Vacancy Readable and writable	Vacancy Readable and writable	P44 to P47 Pull-up 1: No 0: Yes	P40 to P43 Pull-up 1: No 0: Yes	P16, P17 Pull-up 1: No 0: Yes	P14, P15 Pull-up 1: No 0: Yes	P12, P13 Pull-up 1: No 0: Yes	P10, P11 Pull-up 1: No 0: Yes
3FF3⊦	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
3FF4⊦	P57	P56	P55	P54	P53	P52	P51	P50
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
3FF5⊦	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P24 Pull-up 1: No 0: Yes	P23 Pull-up 1: No 0: Yes	P22 Pull-up 1: No 0: Yes	P21 Pull-up 1: No 0: Yes	P20 Pull-up 1: No 0: Yes
3FF6⊦	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Reserved bit
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	and writable	and writable	and writable	and writable	and writable	and writable	and writable	and writable

Note: Each bit is set to '1' as the initialized value.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Compatible socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

3. Memory Space


Memory space in 32-Kbyte PROM is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006_H to 7FFF_H.
- (3) Program to 0000 to 7FFF_H with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89870 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89870 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

•16 bits	i	Initial value
PC	: Program counter	FFFDH
A	: Accumulator	Indeterminate
Т	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP	: Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
PS	: Program status	I-flag = 0, IL1,0 = 11 The other bit values are indeterminate

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	ILO	Interrupt level	High-low
0	0	1	High
0	1	I	t t
1	0	2	
1	1	3	Low


- N-flag: Set to '1' if the MSB becomes to '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.
- Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89875 (RAM 512×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



■ I/O MAP

Address	Read/write	Register name	Register description
00н	R/W	PDR0	Port 0 data register
01н	W	DDR0	Port 0 data direction register
02н	R/W	PDR1	Port 1 data register
03н	W	DDR1	Port 1 data direction register
04н	R/W	PDR2	Port 2 data register
05н	R/W	DDR2	Port 2 data direction register
06н			Vacancy
07н	R/W	SCC	System clock control register
08н	R/W	SMC	Standby control register
09н	R/W	WDTE	Watchdog timer control register
0Ан	R/W	TBCR	Timebase timer control register
0Вн	R/W	WCR	Watch prescaler control register
0Сн	R/W	PDR3	Port 3 data register
0Dн	R/W	DDR3	Port 3 data direction register
0Ен	R/W	PDR4	Port 4 data register
0Fн	R/W	DDR4	Port 4 data direction register
10н			Vacancy
11н			Vacancy
12н			Vacancy
13н			Vacancy
14н			Vacancy
15н			Vacancy
16н	R/W	PDR5	Port 5 data register
17н	R/W	DDR5	Port 5 data direction register
18н			Vacancy
19н			Vacancy
1Ан	R/W	CHG5	Port 5 switching register
1Вн			Vacancy
1Сн			Vacancy
1Dн	W	ICR3	Port 3 input control register
1Ен	R/W	CNTR	PWM control register
1Fн	W	COMP	PWM compare register

(Continued)

(Continued)

Address	Read/write	Register name	Register description
20н			Vacancy
21н			Vacancy
22н			Vacancy
23н			Vacancy
24н	R/W	T2CR	Timer 2 control register
25н	R/W	T1CR	Timer 1 control register
26н	R/W	T2DR	Timer 2 data register
27н	R/W	T1DR	Timer 1 data register
28н	R/W	SMR	Serial mode register
29н	R/W	SDR	Serial data register
2Ан			Vacancy
2Вн			Vacancy
2Сн	R/W	OPC	OP amp control register
2Dн	R/W	ADC1	A/D converter control register 1
2Ен	R/W	ADC2	A/D converter control register 2
2 F н	R/W	ADCH	A/D converter data register H
30н	R/W	ADCL	A/D converter data register L
31н	R/W	EIE1	External interrupt 1 enable register
32н	R/W	EIF1	External interrupt 1 flag register
33н	R/W	EIE2	External interrupt 2 enable register
34н to 5Fн			Vacancy
60н to 6Вн	R/W	VRAM	Display data RAM
6Cн to 6Fн			Vacancy
70н	R/W	LCR1	LCD controller/driver control register 1
71 н	R/W	LCR2	LCD controller/driver control register 2
72н to 7Вн			Vacancy
7Сн	W	ILR1	Interrupt level setting register 1
7D н	W	ILR2	Interrupt level setting register 2
7Ен	W	ILR3	Interrupt level setting register 3
7 Fн			Vacancy

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Denemation	Cumhal	Va	lue	11	Demerke
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss-0.3	Vss + 7.0	V	*
A/D converter reference input voltage	AVR	Vss-0.3	Vss + 7.0	V	
LCD power supply voltage	V0 to V3	Vss-0.3	Vss + 7.0	V	V0 to V3 must not exceed Vcc.
Input voltage	Vi	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output current	lol		20	mA	
"L" level average output current	Iolav		4	mA	Average value (operating current \times operating rate)
"L" level total maximum output current	Σlol		100	mA	
"L" level total average output current	\sum Iolav		40	mA	Average value (operating current \times operating rate)
"H" level maximum output current	Іон		-20	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current \times operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
"H" level total average output current	ΣΙοήαν		-20	mA	Average value (operating current × operating rate)
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*: Use AVcc and Vcc set at the same voltage.

Take care so that AVR does not exceed AV_{CC} + 0.3 V and AV_{CC} does not exceed V_{CC} , such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max.	Unit	Remarks
		2.2*	6.0*	V	Normal operation assurance range* MB89875
Power supply voltage	Vcc AVcc	2.7	6.0	V	Normal operation assurance range MB89PV870/P875
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	AVcc	V	
LCD power supply voltage	V0 to V3	Vss	Vcc	V	LCD power supply range (The optimum value is dependent on the LCD element in use.)
Operating temperature	TA	-40	+85	°C	

* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F_{CH}. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

3. DC Characteristics

	$(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$									
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks		
Farameter	Symbol	Fin name	Condition	Min.	Тур.	Max.	Unit	Remarks		
"H" level input	Vін	P20 to P24, P30 to P37, P40 to P47, P50 to P52, P54, P56		0.7 Vcc		Vcc + 0.3	V			
voltage "L" level input voltage Open-drain output pin application voltage "H" level output voltage	Vihs	P00 to P07, P10 to P17, MOD0, MOD1, RST, P53, P55, P57		0.8 Vcc		Vcc + 0.3	V			
"L" level input	VIL	P20 to P24, P30 to P37, P40 to P47, P50 to P52, P54, P56		Vss-0.3		0.3 Vcc	V			
voltage	Vils	P00 to P07, P10 to P17, MOD0, MOD1, RST, P53, P55, P57	_	Vss-0.3		0.2 Vcc	V			
output pin application	VD	P50 to P57	_	Vss-0.3		Vcc - 0.3	V	N-ch open- drain		
output	Vон	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57	Іон = -2.0 mA	4.0	_		V			
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57	IoL = 4.0 mA			0.4	V			
Input leakage current (Hi-Z output leakage current)	lu	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57 MOD0, MOD1, RST	0.0 V < Vı < Vcc		_	±5	μΑ	With pull-up resistor		
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor		

 $(\Lambda)/$ V 5 0 V AV V 10°C to ±85°C)

(Continued)

Deremeter	Symbol	Din nomo	Condition		Value		Unit	t Remarks
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1	FcH = 10 MHz Vcc = 5.0 V t _{inst} * ² = 0.4 μs	_	12	20	mA		
	Icc2		Fсн = 10 MHz Vcc = 3.0 V	—	1.0	2	mA	MB89875/ PV870
			$t_{\text{inst}^{*2}} = 6.4 \ \mu s$	—	1.5	2.5	mA	MB89P875
		$\begin{array}{c} F_{CH} = 10 \text{ MHz} \\ P_{CC} = 5.0 \text{ V} \\ t_{inst}^{*2} = 0.4 \mu\text{s} \\ \hline F_{CH} = 10 \text{MHz} \\ \hline V_{CC} = 3.0 \text{V} \end{array}$	_	3	7	mA		
	Iccs2		$ \begin{array}{c} \textcircled{0}{0}\\ \overrightarrow{0}\\ \overrightarrow{0}\\ \overrightarrow{0}\\ \end{array} \begin{array}{c} F_{CH} = 10 \text{ MHz} \\ V_{CC} = 3.0 \text{ V} \\ t_{inst}^{*2} = 6.4 \mu\text{s} \end{array} $	_	0.5	1.5	mA	
	lcc∟		Fc∟ = 32.768 kHz, Vcc = 3.0 V	—	50	100	μΑ	MB89875/ PV870
		Vcc	Subclock mode	_	500	700	μA	MB89P875
Power supply	Iccls		FcL = 32.768 kHz, Vcc = 3.0 V Subclock sleep mode	_	15	50	μΑ	
current*1	Ісст		 FcL = 32.768 kHz, Vcc = 3.0 V Watch mode Main clock stop mode at dual-clock system 		3	15	μΑ	
	Іссн		 T_A = +25°C Subclock stop mode Main clock stop mode at single- clock system 			1	μΑ	
	la		FcH = 10 MHz, when A/D conversion is activated	_	1.5	3	mA	
	Іан	AVcc	$F_{CH} = 10 \text{ MHz},$ $T_A = +25^{\circ}C,$ when A/D conversion is stopped			1	μΑ	

(AVcc = Vcc = 5.0 V, AVss = Vss = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

(Continued)

(Continued)

(continued)			(AVcc = Vcc = 5.0)) V, AVss	= Vss = 0	.0 V, TA =	-40°C	C to +85°C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Falameter	Symbol	Fill lidine	Condition	Min.	Тур.	Max.	Unit	itema ka
LCD divided resistance	Rlcd		Between Vcc and V0 at Vcc = 5.0 V	300	500	750	kΩ	
COM0 to 3 output impedance	Rvсом	COM0 to 3				2.5	kΩ	
SEG0 to 24 output impedance	Rvseg	SEG0 to 24	V1 to V3 = 5.0 V	_	_	15	kΩ	
LCD controller/ driver leakage current	Ilcdl	V0 to V3, COM0 to 3 SEG0 to SEG24		_	_	±1	μΑ	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		10		pF	

*1: The power supply current is measured at the external clock.

*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


Note: For pins which serve as the LCD and ports (P23, P24 and P40 to P47), see the port parameter when these pins are used as ports and the LCD parameter when they are used as LCD pins.

4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol Condition		Val	ue	Unit	Remarks	
Falameter	Symbol	Condition	Min.	Max.	Unit	Remarks	
RST "L" pulse width	t zlzh		48 t нсү∟		ns		




(2) Power-on Reset

$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Condition	Value		Unit	Remarks	
Farameter	Symbol	Condition	Min.	Max.	Unit	Remarks	
Power supply rising time	tR		—	50	ms	Power-on reset function only	
Power supply cutoff time	t off		1	_	ms	Due to repeated operations	


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

					(AVss = V	√ss = 0.0) V, TA =	–40°C to +85°C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol	Fin hame	Condition	Min.	Тур.	Max.	Unit	Remarks
Clock frequency	Fсн	X0, X1		1	—	10	MHz	
Clock frequency	Fc∟	X0A, X1A			32.768		kHz	
	t HCYL	X0, X1		100	—	1000	ns	
Clock cycle time	t LCYL	X0A, X1A			30.5		μs	
Input clock pulse width	Р _{WH} PwL	XO	-	20		_	ns	External clock
Input clock rising/ falling time	tcr tcf	X0				10	ns	External clock





(4) Instruction Cycle


Parameter	Symbol			Remarks
Instruction cycle	+	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F_CH) t_{inst} = 0.4 μs when operating at F_CH = 10 MHz
(minimum execution time)	Tinst	2/FcL	μs	t_{inst} = 61.036 μs when operating at FcL = 32.768 kHz

Note: When operating at 10 MHz, the cycle varies with the set execution time.

(5) Serial I/O Timing

$(V_{CC} = +5.0 \text{ V}\pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$										
Parameter	Symbol	Pin name	Condition	Valu	le	Unit	Remarks			
Farameter	Symbol		Condition	Min.	Max.	Onic				
Serial clock cycle time	tscyc	SCK		2 tinst*	—	μs				
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	Internal shift clock mode	-200	200	ns				
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK		1/2 tinst*	_	μs				
$SCK \uparrow \to valid \ SI \ hold \ time$	tsнix	SCK, SI		1/2 tinst*	_	μs				
Serial clock "H" pulse width	tshsL	SCK		1 tinst*	_	μs				
Serial clock "L" pulse width	t slsh	JUN		1 tinst*	_	μs				
$SCK \downarrow \to SO \text{ time}$	t slov	SCK, SO	External shift clock mode	0	200	ns				
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK		1/2 tinst*	_	μs				
$SCK \uparrow \to valid \ SI \ hold \ time$	tsнix	SCK, SI		1/2 t _{inst} *	—	μs				


* : For information on tinst, see "(4) Instruction Cycle."



(6) Peripheral Input Timing

$(V_{cc} = +5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}$									
Parameter	Symbol	Pin name	Value		Unit	Remarks			
			Min.	Max.	Unit	Remarks			
Peripheral input "H" pulse width 1	tiliH1	EC	1 tinst*	—	μs				
Peripheral input "L" pulse width 1	tiHiL1		1 tinst*	_	μs				
Peripheral input "H" pulse width 2	tilih2	INT7 to INT0	2 tinst*	_	μs				
Peripheral input "L" pulse width 2	tihil2		2 tinst*		μs				

* : For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

Parameter	Symbol	Pin name	Condition	Value				
				Min.	Тур.	Max.	Unit	Remarks
Resolution	-		—			10	bit	
Total error			AVR = AVcc		—	±3.0	LSB	
Linearity error					—	±2.0	LSB	
Differential linearity error					—	±1.5	LSB	
Zero transition voltage	Vот			AVss-1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	VFST			AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV	
Interchannel disparity					—	4.0	LSB	
A/D mode conversion time	_				33 tinst*		μs	
Sense mode conversion time					18 tinst*		μs	
Analog port input current	IAIN	AN0 to				10	μA	
Analog input voltage	_	AN7		0.0		AVR	V	
Reference voltage	_			0.0	—	AVcc	V	
Reference voltage supply current	I _R AVR	AVR = 5.0 V, when A/D conversion is activated	_	200		μΑ		
	Irh		AVR = 5.0 V, when A/D conversion is stopped			1	μΑ	


*: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

6. A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

- Linearity error (unit: LSB) The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1111" \leftrightarrow "11 1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB) The difference between theoretical and actual conversion values




7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The A/D converter used for the MB89870 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k Ω).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.



• Error

The smaller the | AVR – AVss |, the greater the error would become relatively.

8. OP Amp Electrical Characteristics

(1) AVcc = 5.0 V

$(AV_{CC} = V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to}$									
Parameter	Symbol	Pin	Condition			Unit	Remarks		
Falameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Neillai K5	
I/O voltage range	_	IN0± to IN3±		0.5 Vcc – 1.25	0.5 Vcc	0.5 Vcc + 1.25	V		
Minimum load resistance	_		_	100	_	_	kΩ		
Maximum load resistance	_		_			100	pF		
Offset voltage	—		—	-10	0	+10	mV		
Gain-bandwidth production	_	_	—	—	1.8	—	MHz		
DC gain	—	—	_	_	75	_	dB		
Slew rate		_	—	_	0.9		V/µs		


(2) AVcc = 3.0 V

	1		(//////////////////////////////////////	cc = 2.7 v $co $ o	Value	53 – 0.0 V, IA –	+0 0	10 100 0)
Parameter	Symbol	Pin	Condition			Unit	Remarks	
Falameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remains
I/O voltage range	_	IN0± to IN3±	_	0.5	0.5 Vcc – 0.35	Vcc – 1.20	V	
Minimum load resistance	_	_	_	250	—	_	kΩ	
Maximum load resistance	_	_	_	_	_	100	μA	
Offset voltage	—	—	—	-10	0	+10	mV	
Gain-bandwidth production	_	_	_	_	0.5	_	MHz	
DC gain		—		_	75	_	dB	
Slew rate	—	—			0.1	—	V/µs	


```
(AVcc = Vcc = 2.7 V to 3.3 V, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)
```

■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(2) "H" Level Output Voltage



(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




(5) Power Supply Current (External Clock)




(Continued)

(Continued)



(6) Pull-up Resistance



■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	The number of instructions
#:	The number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH prior to the instruction executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Mnemonic	#	TL 1	Operation	TH	AH	NZVC	OP code
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOV dir,A		_	(A)	_	_		45
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	MOV @IX +off,A	2 ((IX) +off		$(A) \leftarrow (A)$	-	_		46
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOV ext,A	3 (ext) \leftarrow (A		(A)	-	_		61
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	MOV @EP,A	1 ((EP)) ↔		← (A)	-	_		47
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOV RI,A				_	_		48 to 4F
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			AL		_	_	++	04
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					_	_	+ +	05
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	++	06
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					_	_	++	60
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	++	92
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2				_	_	++	07
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					_	_	++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_			85
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_		_	_		86
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_		_	_		87
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			_		_	_		D5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_		_	_		D5
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			_		_	_		DO
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$,				_	_		D4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	_		D7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								E3
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$							++	E4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							++	C5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOVW A,@IX +off				AH	dH	++	C6
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								04
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						-		C4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							++	93
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							++	C7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-		-			F3
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					-	-		E7
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					-	<u> </u>		E2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	dH		F2
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		(-)			-			E1
MOVW @A,T 4 1 ((A)) \leftarrow (TH),((A) + 1) \leftarrow (TL) 8					-	dH		F1
					-	—		82
$ MOVW X.#d16 3 3 (IX) \leftarrow d16 - - - - F$			-		-	-		83
			-		-	_		E6
					-	dH		70
					-	-	+ + + +	71
					-	—		E5
					-	AL		10
	SETB dir: b			– 1	-	—		A8 to AF
CLRB dir: b 4 2 (dir): b \leftarrow 0 – – – A0 to A	CLRB dir: b	2 (dir): b ←		— 0	-	_		A0 to A7
	XCH A,T		AL .	(TL)	-	—		42
XCHW A,T31 $(A) \leftrightarrow (T)$ ALAHdH $$ 4	XCHW A,T	$1 (A) \leftrightarrow (T)$	AL A	Γ)	AH	dH		43
	XCHW A,EP		_ ·		-	dH		F7
			_ ·		-	dH		F6
			_ ·		-	dH		F5
	MOVW A,PC		_ ·		-	dH		F0

 Table 2
 Transfer Instructions (48 instructions)

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	-	_	++++	28 to 2F
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_	_	—	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDC A,dir	3			_	_	—	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			2	$(A) \leftarrow (A) + ((IX) + off) + C$	-	-	-	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (A) + (\ (EP)\) + C$	_	_	—	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	—	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_	_	—	++++	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				$(A) \leftarrow (A) - d8 - C$	-	-	-	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBC A,dir				-	-	_	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBC A,@IX +off		2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	—	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBC A,@EP			$(A) \leftarrow (A) - (\ (EP)\) - C$	_	_	—	++++	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$			1		-	-	dH	++++	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2	1		_	_	—	++++	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			1	(Ri) ← (Ri) + 1	-	-	_	+++-	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1	$(EP) \leftarrow (EP) + 1$	-	-	—		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(IX) \leftarrow (IX) + 1$	_	_	—		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	dH	+ +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		-	-	—	+++-	D8 to DF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(EP) \leftarrow (EP) - 1$	_	_	—		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(IX) \leftarrow (IX) - 1$	-	-	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (A) - 1$	-	-		+ +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1			_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		-	-	dH		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	dH	+ + R –	
RORC A21 $\bigcirc C \rightarrow A$ ++-+03ROLC A21 $\square C \leftarrow A \leftarrow$ ++-+02CMP A,#d822(A) - d8++++14CMP A,@EP31(A) - ((ir)++++15CMP A,@IP A,@IP31(A) - ((IEP))++++16CMP A,@IX +off42(A) - ((IX) +off)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction++R -52XOR A,#d822(A) $\leftarrow (AL) \forall d8$ ++R -54XOR A,dir32(A) $\leftarrow (AL) \forall (dir)$ ++R -55XOR A,@IX +off42(A) $\leftarrow (AL) \forall (iF)$ ++R -56XOR A,@IX +off42(A) $\leftarrow (AL) \forall (iF)$ ++R -58 to 5FAND A,Ri31(A) $\leftarrow (AL) \land (TL)$ ++R -58 to 5FAND A,#d822(A) $\leftarrow (AL) \land d8$ ++R -64				(TL) – (AL)	-	-	—	+ + + +	
ROLC A21 $C \leftarrow A \leftarrow$ ++++02CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((EP))++++16CMP A,@IX +off42(A) - ((IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94DAS21Decimal adjust for subtraction++++94XOR A21(A) \leftarrow (AL) \forall (TL)+++R54XOR A,#d822(A) \leftarrow (AL) \forall (dir)++R55XOR A,@Ir32(A) \leftarrow (AL) \forall ((IX) +off)++R55XOR A,@IX +off42(A) \leftarrow (AL) \forall ((IX) +off)++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)++R64AND A,#d822(A) \leftarrow (AL) \land (RA)++R		3		(T) – (A)	-	-	—	+ + + +	
CMP A,#d822(A) - d8++++14CMP A,dir32(A) - (dir)++++15CMP A,@EP31(A) - ((EP))++++17CMP A,@IX +off42(A) - ((IX) +off)++++16CMP A,Ri31(A) - (Ri)++++18 to 1FDAA21Decimal adjust for addition++++94XOR A21Decimal adjust for subtraction+++R52XOR A,#d822(A) \leftarrow (AL) \forall (TL)++R54XOR A,dir32(A) \leftarrow (AL) \forall (dir)++R55XOR A,@EP31(A) \leftarrow (AL) \forall ((EP))++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)++R56XOR A,Ri31(A) \leftarrow (AL) \forall (Ri)++R58 to 5FAND A21(A) \leftarrow (AL) \land (RL)++R62AND A,#d822(A) \leftarrow (AL) \land d8++R64	RORC A	2	1	ightarrow C ightarrow A ightarrow	-	-	-	+ + - +	03
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ROLC A	2	1	$-C \leftarrow A \leftarrow$	_	_	_	++-+	02
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—	+ + + +	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DAA		1		-	-	—	+ + + +	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		-	-	—		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		2			-	-	—		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	-	—		
XOR A, @IX +off42(A) \leftarrow (AL) \forall (IX) +off)++56XOR A, Ri31(A) \leftarrow (AL) \forall (Ri)+++R-AND A21(A) \leftarrow (AL) \land (TL)++R-62AND A,#d822(A) \leftarrow (AL) \land d8++R-64					-	-	-		
XOR A,Ri31 $(A) \leftarrow (AL) \forall (Ri)$ $ +$ $+$ $ 58$ to $5F$ AND A21 $(A) \leftarrow (AL) \land (TL)$ $ +$ $+$ $R 62$ AND A,#d822 $(A) \leftarrow (AL) \land d8$ $ +$ $+$ $R 64$					_	—	-		
AND A 2 1 $(A) \leftarrow (AL) \land (TL)$ - - - + + 62 AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ - - - + + R 64					_	—	-		
AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ ++R- 64			1		_	—	-		58 to 5F
					-	-	-		
AND A,dir 3 2 $(A) \leftarrow (AL) \land (dir)$ - - - + + R - 65					_	—	-		
	AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	-	-	+ + R –	65

Table 3 Arithmetic Operation Instructions (62 instructions)

(Continued)

(Continued)

Mnemonic	2	#	Operation	TL	ΤН	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	—	—		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

Table 4	Branch Instructions (17 instructions)
---------	---------------------------------------

Mnemonic	2	#	Operation	TL	ΤН	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	-	_		FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	—	—	dH		F4
RET	4	1	Return from subrountine	—	—	—		20
RETI	6	1	Return form interrupt	-	_	-	Restore	30

Table 5 Other Instructions (9 instruct	ions)
--	-------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	-	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		—	-	_		90

■ INSTRUCTION MAP

0 1 2 3 4 5 NOP SWAP RET RETI PUSHW POPW	2 3 4 RET RETI PUSHW	3 4 RETI PUSHW	4 PUSHW	4 ISHW	5 POPW		6 MOV	7 MOVW	8 CLRI	9 SETI	A CLRB	BBC BBC	ucw c	DECW	JMP	F MOVW
AAAA	AAAA	AAAA	A	A A	1		A,ext				dir: 0	dir: 0,rel	A	A	@A	A,PC
MULU DIVU JMP CALL PUSHW POPW MC A A addr16 addr16 IX IX	DIVU JMP CALL PUSHW POPW A addr16 addr16 IX IX	JMP CALL PUSHW POPW addr16 addr16 IX IX	CALL PUSHW POPW addr16 IX IX	PUSHW POPW IX IX	×	¥	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
ROLC CMP ADDC SUBC XCH XOR A A, T A, T A	CMP ADDC SUBC XCH XOR A	ADDC SUBC XCH XOR A, T A, T A	SUBC XCH XOR A A, T A	, T XOR A	A	A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW IX	DECWIX	MOVW IX,A	MOVW A,IX
RORC CMPW ADDCW SUBCW XCHW XORW A A A A A A A A A A A T	A CMPW ADDCW SUBCW XCHW XORW A A A A A A A A A A A A A A A A A A A	ADDCW SUBCW XCHW XORW A, T, A, T	SUBCW XCHW XORW A A, T A	XCHW XORW A, T A		4	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
MOV CMP ADDC SUBC XOR A A,#d8 A,#d8 A,#d8 A,#d8 A,#d8	CMP ADDC SUBC A,#d8 A,#d8 A,#d8	ADDC SUBC A,#d8 A,#d8	SUBC XOR A,#d8	XOR A A,#d8	XOR A,#d8	<	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
MOV CMP ADDC SUBC MOV XOR A A,dir A,dir A,dir A,dir A,dir A	CMP ADDC SUBC MOV XOR A,dir A,dir A,dir dir,A A,dir	ADDC SUBC MOV XOR A,dir A,dir dir,A A,dir	SUBC MOV XOR A,dir dir,A A,dir	MOV XOR dir,A A,dir	XOR A,dir	A	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir: 5	BBC dir: 5,rel	MOVW A,dir	MOVW dir,A	MOVW SP;#d16	XCHW A,SP
	CMP ADDC SUBC MOV XOR A,@IX+d A,@IX+d A,@IX+dA A,@IX+dA A,@IX+dA	ADDC SUBC MOV XOR A,@IX+d A,@IX+d,A A,@IX+d	SUBC MOV XOR A,@IX +d @IX +d,A A,@IX +d	MOV XOR @IX+d,A A,@IX+d	XOR A,@IX +d		AND A,@IX +d	OR A,@IX +d	MOV @IX+d#d8	CMP @IX +d,#d8	CLRB dir: 6	BBC dir: 6,rel	MOVW A,@IX +d	MOVW @IX +d,A	MOVW IX,#d16	XCHW A,IX
MOV CMP ADDC SUBC MOV XOR A A,@EP A,@EP A,@EP A,@EP A,@EP A	CMPADDCSUBCMOVXORA,@EPA,@EPA,@EPA,@EP	ADDC SUBC MOV XOR / A,@EP A,@EP @EP,A A,@EP	SUBC MOV XOR / A,@EP @EP,A A,@EP	MOV XOR @EP,A A,@EP	EP /	₹ 4	AND A,@EP	OR A,@EP	MOV @EP;#d8	CMP @EP;#d8	CLRB dir: 7	BBC dir: 7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP;#d16	XCHW A,EP
MOV CMP ADDC SUBC MOV XOR AI A,R0 A,R0 A,R0 A,R0 R0,A A,R0	CMP ADDC SUBC MOV XOR A,R0 A,R0 A,R0 R0,A A,R0	ADDC SUBC MOV XOR A,R0 A,R0 R0,A A,R0	SUBC MOV XOR A,R0 R0,A A,R0	MOV XOR R0,A A,R0	RO	A	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir: 0	BBS dir: 0,rel	INC R0	DEC R0	CALLV #0	BNC rel
MOV CMP ADDC SUBC MOV XOR A A,R1 A,R1 A,R1 A,R1 A,R1 A,R1 A	CMP ADDC SUBC MOV XOR A,R1 A,R1 A,R1 R1,A A,R1	ADDC SUBC MOV XOR A,R1 A,R1 R1,A A,R1	SUBC MOV XOR A,R1 R1,A A,R1	,A XOR A,R1	R1	A	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir: 1	BBS dir: 1,rel	INC R1	DEC R1	CALLV #1	BC rel
MOV CMP ADDC SUBC MOV XOR A A,R2 A,R2 A,R2 A,R2 R2,A A,R2	CMP ADDC SUBC MOV XOR A,R2 A,R2 A,R2 R2,A A,R2	ADDC SUBC MOV XOR A,R2 A,R2 R2,A A,R2	SUBC MOV XOR A,R2 R2,A A,R2	MOV XOR R2,A A,R2	R2	<	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir: 2	BBS dir: 2,rel	INC R2	DEC R2	CALLV #2	BP rel
MOV CMP ADDC SUBC MOV XOR A A,R3 A,R4 A,R4 A,R4 A,R4 A,R4	CMP ADDC SUBC MOV XOR A,R3 A,R3 A,R3 R3,A A,R3	ADDC SUBC MOV XOR A,R3 A,R3 R3,A A,R3	SUBC MOV XOR A,R3 R3,A A,R3	MOV XOR R3,A A,R3	R3	4	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir: 3	BBS dir: 3,rel	INC R3	DEC R3	CALLV #3	BN rel
MOV CMP ADDC SUBC MOV XOR AI A,R4 A,R4 <th>CMP ADDC SUBC MOV XOR A,R4 A,R4 A,R4 A,R4 A,R4</th> <td>ADDC SUBC MOV XOR A,R4 A,R4 R4,A A,R4</td> <td>SUBC MOV XOR A,R4 R4,A A,R4</td> <td>MOV XOR R4,A A,R4</td> <td>R4</td> <td>A</td> <td>AND A,R4</td> <td>OR A,R4</td> <td>MOV R4,#d8</td> <td>CMP R4,#d8</td> <td>SETB dir: 4</td> <td>BBS dir: 4,rel</td> <td>INC R4</td> <td>DEC R4</td> <td>CALLV #4</td> <td>BNZ rel</td>	CMP ADDC SUBC MOV XOR A,R4 A,R4 A,R4 A,R4 A,R4	ADDC SUBC MOV XOR A,R4 A,R4 R4,A A,R4	SUBC MOV XOR A,R4 R4,A A,R4	MOV XOR R4,A A,R4	R4	A	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir: 4	BBS dir: 4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
MOV CMP ADDC SUBC MOV XOR A	CMP ADDC SUBC MOV XOR A,R5 A,R5 A,R5 R5,A A,R5	ADDC SUBC MOV XOR A,R5 A,R5 R5,A A,R5	SUBC MOV XOR A,R5 R5,A A,R5	XOR XA A,R5	35	A	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir: 5	BBS dir: 5,rel	INC R5	DEC R5	CALLV #5	BZ rel
MOV CMP ADDC SUBC MOV XOR A A,R6 A,R6 A,R6 A,R6 R6,A A,R6	CMP ADDC SUBC MOV XOR A,R6 A,R6 A,R6 R6,A A,R6	ADDC SUBC MOV XOR A,R6 A,R6 R6,A A,R6	SUBC MOV XOR A,R6 R6,A A,R6	MOV XOR R6,A A,R6	R6	∢	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir: 6	BBS dir: 6,rel	INC R6	DEC R6	CALLV #6	BGE rel
MOV CMP ADDC SUBC MOV XOR AI A,R7 A,R7 A,R7 A,R7,A A,R7 A	CMP ADDC SUBC MOV XOR A,R7 A,R7 A,R7,A A,R7	ADDC SUBC MOV XOR A,R7 A,R7,A A,R7	SUBC MOV XOR A,R7 R7,A A,R7	XOR A,R7	R7	A	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir: 7	BBS dir: 7,rel	INC R7	DEC R7	CALLV #7	BLT rel

■ MASK OPTIONS

	Part number	MB89875	MB89P875	MB89PV870
No.	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
1	Pull-up resistors P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P57	Specify by pin (in 2-pin unit for P10 to P17, and in 4-pin unit for P40 to P47)	Specify by pin (in 2-pin unit for P10 to P17, and in 4-pin unit for P40 to P47)	Fixed to without pull- up resistor
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Selectable	Fixed to with power- on reset
3	Selection of the oscillation stabilization time initial value 2 ¹⁸ /FcH (Approx. 26.2 ms) 2 ¹⁷ /FcH (Approx. 13.1 ms) 2 ¹³ /FcH (Approx. 0.8 ms) 2 ⁴ /FcH (Approx. 0 ms)	Selectable	Selectable	Fixed to 2 ¹⁸ /Fcн (Approx. 26.2 ms)
4	Selection either single- or dual-clock system Single clock Dual Clock	Selectable	Selectable	Fixed to dual-clock system
5	Reset pin output With reset output Without reset output	Selectable	Selectable	Fixed to with reset output

Notes: • Reset is input asynchronized with the internal clock whether with or without power-on reset.


P30 to P37 should be set to without pull-up resistor when an A/D conveter is used.
P10 to P17, P34 to P37 should be set to without pull-up resistor when an OP amp is used.


• P40 to P47 and P23 and P24 should be set to without pull-up resistor when an LCD controller/driver is used.


ORDERING INFORMATION

Part number	Package	Remarks
MB89875PFV MB89P875PFV	80-pin Plastic LQFP (FPT-80P-M05)	
MB89875PF MB89P875PF	80-pin Plastic QFP (FPT-80P-M06)	
MB89PV870CF	80-pin Ceramic MQFP (MQP-80C-P01)	

■ PACKAGE DIMENSIONS







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9812 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.